

IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A method of performing erasure-and-error correction block decoding on a received block of symbols using erasure-only correction block decoding comprising:
obtaining the received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, ~~comprising:~~
identifying a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~ the undetected symbol error is located;
determining ~~a~~ the location of the undetected symbol error in the codeword;
marking a row of the received block containing the undetected symbol error as an erased row; and
performing erasure-only correction block decoding ~~for on~~ the received block with the marked erased row.
2. (Currently Amended) The method of claim 1, further comprising:
deriving an estimate of an un-erased systematic row of the received block;
comparing the un-erased systematic row against its estimate; and
identifying ~~a~~ the location of an unmatched symbol between the un-erased systematic row and its estimate, and wherein the codeword with the undetected symbol error is identified as corresponding to the column containing the unmatched symbol.
3. (Original) The method of claim 2, wherein the estimate of the un-erased systematic row is derived by
marking the un-erased systematic row as an erased row;
forming a reduced received block comprised of K un-erased rows of the received block;
and
multiplying an inverse generator matrix for the K un-erased rows with the reduced received block.

Amdt. dated: 11/29/04
Reply to Office Action of 8/25/04

PATENT
Docket: 010544

4. (Original) The method of claim 1, wherein the location of the undetected symbol error in the codeword is determined by performing error location on the codeword based on a particular block decoding scheme.

5. (Currently Amended) The method of claim 1, wherein the performing erasure-only correction block decoding includes

forming a reduced received block comprised of K un-erased rows of the received block and omitting the marked erased row;

forming a reduced generator matrix comprised of K rows of a generator matrix corresponding to the K un-erased rows;

inverting the reduced generator matrix; and

multiplying the inverted generator matrix with the reduced received block.

6. (Currently Amended) The method of claim 1, further comprising:

marking each row of the received block as either an erased row or an un-erased row until at least (K+1) un-erased rows are found or all rows of the received block are marked.

7. (Original) The method of claim 6, wherein each row is marked as an erased row or an un-erased row based on a result of a cyclic redundancy check (CRC) test.

8. (Original) The method of claim 1, further comprising:

determining the number of erased rows in the received block.

9. (Currently Amended) The method of claim 8, further comprising:

performing erasure-only correction block decoding if the number of erased rows is equal to (D-2) or (D-1), where D is a minimum distance of the (N, K) linear block code.

10. (Currently Amended) The method of claim 8, further comprising:

performing erasure-and-error correction block decoding if the number of erased rows is less than or equal to (D-3), where D is a minimum distance of the (N, K) linear block code.

Amtd. dated : 11/29/04
Reply to Office Action of 8/25/04

PATENT
Docket: 010544

11. (Currently Amended) The method of claim ~~8-10~~, further comprising:
determining the number of erased systematic rows in the received block; and
performing erasure-and-error correction block decoding if the number of erased rows is less than or equal to (D-3) and the number of erased systematic rows is less than or equal to (K-1), where D is a minimum distance of the (N, K) linear block code.

12. ~~The method of claim 8, further comprising:~~ A method of performing block decoding comprising:

obtaining a received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code;

marking each row of the received block as either an erased row or an un-erased row;

determining the number of erased rows in the received block;

performing erasure-only correction block decoding if the number of erased rows is equal to (D-2) or (D-1), where D is a minimum distance of the (N, K) linear block code;

determining the number of erased systematic rows in the received block;

performing erasure-and-error correction block decoding using erasure-only correction block decoding if the number of erased rows is less than or equal to (D-3) and the number of erased systematic rows is less than or equal to (K-1); and

declaring ~~an~~ a block error if the number of erased rows exceeds (D-1).

13. (Original) The method of claim 1, wherein the (N, K) linear block code is a Reed-Solomon code.

14. (Currently Amended) A method of performing erasure-and-error correction block decoding on a received block of symbols using erasure-only correction block decoding, comprising:

obtaining the received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, comprising:

marking each row of the received block as either an erased or an un-erased row until at least (K+1) un-erased rows are found or all rows of the received block are marked;

Amdt. dated : 11/29/04
Reply to Office Action of 8/25/04

PATENT
Docket: 010544

deriving an estimate of an un-erased systematic row of the received block;
comparing the un-erased systematic row against its estimate;
identifying an unmatched symbol between the un-erased systematic row and its estimate;
identifying a codeword with a symbol error and corresponding to a column of the received block containing the unmatched symbol;
determining a-the location of a-the symbol error in the codeword based on a particular block decoding scheme;
marking a row of the received block containing the symbol error as an erased row; and
performing erasure-only correction block decoding for-on the received block with the marked erased row.

15. (Currently Amended) A computer program product for performing erasure-and-error correction block decoding on a received block of symbols using erasure-only correction block decoding, comprising:

code for obtaining the received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, comprising:
code for identifying a codeword with an undetected symbol error and corresponding to a column of the received block where an-the undetected symbol error is located;
code for determining a-the location of the undetected symbol error in the codeword;
code for marking a row of the received block containing the undetected symbol error as an erased row;
code for performing erasure-only correction block decoding for-on the received block with the marked erased row; and
a computer-usable medium for storing the codes.

16. (Currently Amended) The computer program product of claim 15, further comprising:

code for deriving an estimate of an un-erased systematic row of the received block;
code for comparing the un-erased systematic row against its estimate; and

Amdt. dated: 11/29/04

Reply to Office Action of 8/25/04

PATENT

Docket: 010544

code for identifying ~~a~~the location of an unmatched symbol between the un-erased systematic row and its estimate, and wherein the codeword with the undetected symbol error is identified as corresponding to the column containing the unmatched symbol.

17. (Original) The computer program product of claim 16, wherein the code for deriving the estimate of the un-erased systematic row includes:

code for marking the un-erased systematic row as an erased row;

code for forming a reduced received block comprised of K un-erased rows of the received block; and

code for multiplying an inverse generator matrix for the K un-erased rows with the reduced received block.

18. (Currently Amended) The computer program product of claim 15, wherein the code for performing block decoding includes:

code for forming a reduced received block comprised of K un-erased rows of the received block and omitting the marked erased row;

code for forming a reduced generator matrix comprised of K rows of a generator matrix corresponding to the K un-erased rows;

code for inverting the reduced generator matrix; and

code for multiplying the inverted generator matrix with the reduced received block.

19. (Currently Amended) A memory communicatively coupled to a digital signal processing device (DSPD) capable of interpreting digital information to:

obtain a received block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code;

identify a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~the undetected symbol error is located;

determine ~~a~~the location of the undetected symbol error in the codeword;

mark a row of the received block containing the undetected symbol error as an erased row; and

perform erasure-only correction block decoding ~~for-on~~ the received block with the marked erased row.

20. (Currently Amended) A digital signal processor comprising ~~comprising~~:
a first unit operative to receive a block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code and to mark each row of the received block as either an erased row or an un-erased row until at least (K+1) un-erased rows are found or all rows of the received block are marked; and

a second unit operative to identify a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~ the undetected symbol error is located, determine the location of the undetected symbol error in the codeword, mark a row of the received block containing the undetected symbol error as an erased row, and perform erasure-only correction block decoding ~~for-on~~ the received block with the marked erased row.

21. (Original) The digital signal processor of claim 20, wherein the second unit is further operative to derive an estimate of an un-erased systematic row of the received block, compare the un-erased systematic row against its estimate, ~~and identify a~~ the location of an unmatched symbol between the un-erased systematic row and its estimate, and ~~wherein identify~~ the codeword with the undetected symbol error ~~is identified as~~ corresponding to the column containing the unmatched symbol.

22. (Original) The digital signal processor of claim 20, wherein the second unit is further operative to mark the un-erased systematic row as an erased row, form a reduced received block comprised of K un-erased rows of the received block, and multiply an inverse generator matrix for the K un-erased rows with the reduced received block.

23. (Currently Amended) The digital signal processor of claim 20, wherein the second unit is further operative to form a reduced received block comprised of K un-erased rows of the received block and omitting the marked erased row, form a reduced generator matrix comprised of K rows of a generator matrix corresponding to the K un-erased rows, invert the reduced generator matrix, and multiply the inverted generator matrix with the reduced received block.

24. (Currently Amended) A decoder comprising:

a first decoder operative to receive a block of symbols previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code and to mark each row of the received block as either an erased row or an un-erased row until at least $(K+1)$ un-erased rows are found or all rows of the received block are marked; and

a second decoder operative to identify a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~ the undetected symbol error is located, determine the location of the undetected symbol error in the codeword, mark a row of the received block containing the undetected symbol error as an erased row, and perform erasure-only correction block decoding ~~for~~ on the received block with the marked erased row.

25. (Original) The decoder of claim 24, wherein the first decoder is operative to mark each row as an erased row or an un-erased row based on a result of a cyclic redundancy check (CRC) test.

26. (Original) The decoder of claim 24, wherein the (N, K) linear block code is a Reed-Solomon code.

27. (Currently Amended) A decoding apparatus comprising:

means for marking each row of a received block, previously coded column-wise with an (N, K) linear block code and row-wise with an error detection code, as either an erased row or an un-erased row until at least $(K+1)$ un-erased rows are found or all rows of the received block are marked;

means for identifying a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~ the undetected symbol error is located;

means for determining ~~a~~ the location of the undetected symbol error in the codeword;

means for marking a row of the received block containing the undetected symbol error as an erased row; and

means for performing erasure-only correction block decoding ~~for~~ on the received block with the marked erased row.

Amdt. dated: 11/29/04
Reply to Office Action of 8/25/04

PATENT
Docket: 010544

28. (Currently Amended) The decoding apparatus of claim 27, further comprising:
means for deriving an estimate of an un-erased systematic row of the received block;
means for comparing the un-erased systematic row against its estimate; and
means for identifying ~~a~~the location of an unmatched symbol between the un-erased systematic row and its estimate, and wherein the codeword with the undetected symbol error is identified as corresponding to the column containing the unmatched symbol.

29. (Original) The decoding apparatus of claim 28, wherein the means for performing block decoding includes:

means for marking the un-erased systematic row as an erased row;
means for forming a reduced received block comprised of K un-erased rows of the received block; and
means for multiplying an inverse generator matrix for the K un-erased rows with the reduced received block

30. (Currently Amended) The decoding apparatus of claim 27, wherein the means for performing block decoding includes:

means for forming a reduced received block comprised of K un-erased rows of the received block and omitting the marked erased row;

means for forming a reduced generator matrix comprised of K rows of a generator matrix corresponding to the K un-erased rows;

means for inverting the reduced generator matrix; and

means for multiplying the inverted generator matrix with the reduced received block.

31. (Currently Amended) A receiver unit in a wireless communication system, comprising:

a receiver operative to process a received signal to provide data samples;

a demodulator operative to process the data samples to provide a received block of symbols;

Amdt. dated : 11/29/04

Reply to Office Action of 8/25/04

PATENT

Docket: 010544

a first decoder operative to mark each row of the received block as either an erased row or an un-erased row; and

a second decoder operative to identify a codeword with an undetected symbol error and corresponding to a column of the received block where ~~an~~the undetected symbol error is located, determine the location of the undetected symbol error in the codeword, mark a row of the received block containing the undetected symbol error as an erased row, and perform erasure-only correction block decoding ~~for~~on the received block with the marked erased row.

32. (Original) The receiver unit of claim 31, further comprising:

a third decoder operative to receive and decode demodulated data from the demodulator in accordance with a particular convolutional decoding scheme to provide the received block of symbols.